Attorney Docket No.: YOR920030373US1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re PATENT APPLICATION of:

Anthony Correale, Jr. et al.

Appln. No.: Unknown

Art Unit:

Filed:

herewith

Examiner: Unknown

For:

SINGLE SUPPLY LEVEL CONVERTER

INFORMATION DISCLOSURE STATEMENT

Mail Stop PATENT APPLICATION Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir,

Pursuant to the duty of disclosure under 37 C.F.R. §1.56, submitted herewith is an Information Disclosure Statement (IDS) including a Form PTO-1449 and a copy of four (4) non-patent publication. Pursuant to a Pre-OG Notice dated July 11, 2003 waiving requirement for copies of U.S. Patents and Published Applications, copies of Patents and Published Applications cited on the PTO-1449 are not included.

Since this IDS is being submitted with the application and prior to a first office action, no certification or fee is believed required, and the requirements of 37 C.F.R. §§1.97 and 1.98 are deemed to be fully met as to all documents submitted. Consideration of the submitted documents is respectfully requested.

November 24, 2003

(Date)

Respectfully Submitted.

Charles W. Peterson, Jr.

Registration No. 34,406

Customer No. 33233 Law Office of Charles W. Peterson, Jr. P.O. Box 710627 Oak Hill, VA 20171

Telephone: (703) 481-0532 Facsimile: (703) 481-0585

Express Mail Label No. **ER587297230US**

Date of Deposit November 24, 2003

PTO/SB/08A (06-03)
Approved for use through 07/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE to a collection of information unless it displays a valid OMB control number. Under the Panerwork Reduction Act of 1995, no persons are re-

	a hadis to facility and AMADA (DTO)			Complete if Known		
	Substitute for form 1449A/PTO			Application Number		
	NFORMATION DIS	CI OSI	IDE	Filing Date		
				First Named Inventor	Correale, Jr. et al.	
	STATEMENT BY A	PPLICA	ANT	Art Unit		
		١		Examiner Name		
She	et 1	of	2	Attorney Docket Number	YOR920030373US1	

U.S. PATENT DOCUMENTS							
Examiner	Cito	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear		
Initials*	Cite No.1	Number - Kind Code ^{2 (f known)}		Applicant of Cited Document			
		US- 5594368		USAMI			
····	<u> </u>	US- 5818256		USAMI			
		US-					
		US-					
	1	US-					
		US-					
		US-					
		US-					
		US-					
		US-					
		US-			1		
		US-					
		US-					
		US-	······································				
		US-	······································				
		US-					
		US-					
		US-					
		US-			· ·		
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1	US-					

FOREIGN PATENT DOCUMENTS								
Examiner Initials*	Cite No.1	Foreign Patent Document	Publication Date	Name of Patentee or	Pages, Columns, Lines,	T		
		Country Code ³ - Number ⁴ - Kind Code ⁵ (if known)	MM-DD-YYYY	Applicant of Cited Document	Where Relevant Passages or Relevant Figures Appear			
						ļ		
						-		
						 		
					······································	1		

		120	
Examiner	7,110	Date	
Signature		Considered	

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 'Applicant's unique citation designation number (optional). ²See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁸Applicant is to place a check mark here if English language Translation is attached.

Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/08B (06-03)

Approved for use through 06/30/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of in

Substitute for form 1449B/PTO				Complete if Known		
				Application Number		
INFOR	MATION D	ISCLOS	IIRF	Filing Date		
				First Named Inventor	Correale, Jr. et al.	
SIAIE	STATEMENT BY APPLICANT			Art Unit		
(L	ise as many sheets a	as necessary)		Examiner Name		
Sheet	2	of	2	Attorney Docket Number	YOR920030359US1	

	,	NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite, No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		LACKEY ET AL., Managing power and performance for System-on-Chip designs using Voltage Islands, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design , 11/11/2002, Page(s) 195-202	
		USAMI ET AL., CLUSTERED VOLTAGE SCALING TECHNIQUES FOR LOW-POWER DESIGN, International Symposium on Low-Power Electronic Design, 4/1/1995, Page(s) 3-8, Publisher: ACM Press	
		USAMI ET AL., AUTOMATED LOW-POWER TECHNIQUE EXPLOITING MULTIPLE SUPPLY VOLTAGES APPLIED TO A MEDIA PROCESSOR, IEEE Journal of Solid-State Circuits, 3/1/1998, Page(s) 463-472, Volume 33, Number 3	***************************************
		YEH ET AL., LAYOUT TECHNIQUES SUPPORTING THE USE OF DUAL SUPPLY VOLTAGES FOR CELL-BASED DESIGNS, Proc. ACM/IEEE Design Auto. Conf., 6/1/1999, Page(s) 62-67	
	** #*** ** ** ** ** ** ** ** ** ** ** **	•	
		<u>L</u>	ı

Examiner	Date	
Signature	Considered	

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

'Applicant's unique citation designation number (optional). 'Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.